

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia, 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia, 22313-1450.**

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Application / Conf. No.	Unknown /
				Filing Date	February 20, 2004
				First Named Inventor	Kevin T. Look
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	2	of	2	Attorney Docket Number	X-1462-2P US

OTHER – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		HE, LEI; "Power Efficient FPGA: Circuit, Fabrics and CAD Algorithms," Presentation on February 13, 2004, 50 pages, at Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124, available from EE Department, UCLA, at http://eda.ee.ucla.edu/ .	
		FPGA 2004 ADVANCE PROGRAM; "ACM/SIGDA Eleventh international Symposium on Field Programmable Gate Arrays, February 22-24, 2004, 6 pages, at Monterey Beach Hotel, Monterey, California, available at http://fpga2004.ece.ubc.ca/	
		INUKAI, T. et al., "Boosted Gate MOS (BG MOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration," 2000, pages 409-412, available from IEEE Journal of Solid-State Circuits, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.	
		HAMZAOGLU, F. et al., "Circuit-Level Techniques to Control Gate Leakage for sub-100nm CMOS," ISLPED, August 12-14, 2002, Pages 60-63, available from IEEE Journal of Solid-State Circuits, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.	
		KURODA, T., et al., "A 0.9V, 150-MHz, 1-mW, 4 mm ² 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme, 1996, pages 1770-1779, Vol. 31, No. 11, available from IEEE Journal of Solid-State Circuits, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.	
		MUTOH, S. et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," August 1995, pages 847-854, Vol. 30, No. 8, available from IEEE Journal of Solid-State Circuits, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.